Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 µm CMOS Process
Universiti Kebagngsaan Malaysia
A novel design of CMOS dynamic latch comparator with dual input single output with the differential amplifier stage is presented in this paper. The designed dynamic latch comparator is required for hi...